|
Re: CPLD in circuit programming: msg#00686hardware.microcontrollers.tini
I saw this was discussed a couple of weeks ago but it didn't seem like a solution was found, so I thought I'd add my 2 cents to the subject. Apparently, Xilinx used to support programming a CPLD from the TINI and published an application note to this effect: http://www.xilinx.com/xapp/xapp351.pdf Basically, it describes programming of a CPLD via it's JTAG TAP pins by wiring it to the the following pins on the TINI: TINI D0 -> CPLD TDI TINI D1 -> CPLD TMS TINI PCE0 -> CPLD TCK CPLD TDO -> TINI D2 TINI CTX -> CPLD Reset Where it gets interesting is that rather than use the C code used in the current app note on the subject (http://www.xilinx.com/xapp/xapp058.pdf), it used an alternate simplified mechanism described in an app note which is no longer available on the Xilinx site which I was able to find with Google (www.nalanda.nitc.ac.in/industry/appnotes/xilinx/documents/xapp/xapp326.pdf) . I'm sure that the process for programming the CPLD via the TINI was slow due to data transer speed, but it looks like assuming the programming instructions are "unrolled" into a byte array, that they're all sent to the CPLD via a single DataPort.write call, so that the programming speed took place at the fatest transfer speed supported via the TINI. The Xapp351 app note describes software for the TINI that at one time was available for download but which appears to no longer available, probably because it's unsupported. I'm posting this in the hopes that someone on this list downloaded it when the app note was first published and still has it lying around. Ed ----- Original Message ----- From: "V Efremov" <vefremov-Wuw85uim5zDR7s880joybQ@xxxxxxxxxxxxxxxx> To: <tini-6tN4nzCoH/hBDgjK7y7TUQ@xxxxxxxxxxxxxxxx> Sent: Thursday, June 12, 2003 1:43 AM Subject: [TINI] CPLD in circuit programming > Hi list, > > Has anyone tried programming the xilinx CPLD from the TINIIn400 itself? > There is an appnote an some source code how to do so from a generic 8051, > but I wonder what the implications on the bus may be. > > Is the XILINX in disconnected (high impedance) state while the programming > is in progress? > > ~Venelin > > _______________________________________________ > TINI mailing list > TINI-6tN4nzCoH/hBDgjK7y7TUQ@xxxxxxxxxxxxxxxx > To UNSUBSCRIBE, edit your profile, or see list archives: > http://lists.dalsemi.com/mailman/listinfo/tini > _______________________________________________ TINI mailing list TINI-6tN4nzCoH/hBDgjK7y7TUQ@xxxxxxxxxxxxxxxx To UNSUBSCRIBE, edit your profile, or see list archives: http://lists.dalsemi.com/mailman/listinfo/tini |
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| Previous by Date: | Re: CPLD in circuit programming: 00686, Ed Anuff |
|---|---|
| Next by Date: | (no subject): 00686, Aaron Minor |
| Previous by Thread: | Re: CPLD in circuit programmingi: 00686, Ed Anuff |
| Next by Thread: | RE: CPLD in circuit programming: 00686, Kelly Smith |
| Indexes: | [Date] [Thread] [Top] [All Lists] |
| News | FAQ | advertise |